

4TH SEMESTER

18MAT41

18EC42

18EC43

18EC44

18EC45

18EC46

6TH SEMESTER

18EC61

18EC62

18EC63

18EC641

18EC642

17EC62

15/17EC63

17EC663

17EC64

8TH SEMESTER

17EC81

17EC82

17EC834

17EC835

18MAT41 COMPLEX ANALYSIS,PROBABILITY AND STATISTICAL METHODS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

18EC42 ANALOG CIRCUITS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

18EC43 CONTROL SYSTEMS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>	<u>SESSION-06</u>	<u>SESSION-07</u>	<u>SESSION-08</u>
	<u>SESSION-09</u>	<u>SESSION-10</u>		

18EC44 ENGINEERING STATISTICS AND LINEAR ALGEBRA	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>	<u>SESSION-06</u>	<u>SESSION-07</u>	<u>SESSION-08</u>
	<u>SESSION-09</u>	<u>SESSION-10</u>		

--	--	--	--	--

18EC45 SIGNALS AND SYSTEMS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION 05</u>			

18EC46 MICROCONTROLLER	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

6TH SEMESTER

18EC61 DIGITAL COMMUNICATION	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

18EC62 EMBEDDED SYSTEMS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

18EC63 MICROWAVE AND ANTENNA	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

18EC641 OPERATING SYSTEM	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

18EC642 ARTIFICIAL NEURAL NETWORKS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

17EC62 ARM MICROCONTROLLER & EMBEDDED SYSTEM	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

15/17EC63 VLSI DESIGN	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

17EC663 DIGITAL SYSTEM DESIGN USING VERYLOG	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

15/17EC64 COMPUTER COMMUNICATION NETWORKS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

8TH SEMESTER

17EC81 WCLTE	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

17EC82 FIBER OPTICS & NETWORKS	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

17EC834 MACHINE LEARNING	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			

17EC835 NETWORK AND CYBER SECURITY	<u>SESSION-01</u>	<u>SESSION-02</u>	<u>SESSION-03</u>	<u>SESSION-04</u>
	<u>SESSION-05</u>			